The perl code (hdltags or vtags) creates tags for verilog/system verilog/vhdl code for browsing the code with functionalities similar to ctags
Current version supports Verilog and System-Verilog. VHDL would be supported soon! Only module names are tagged.
Usual ctags commands work:
vi −t tag : Start vi and position the cursor at the file and line where "tag" is defined.
:ta tag : Find a tag.
Ctrl-] : Find the tag under the cursor.
Ctrl-T : Return to previous location before jump to tag (not widely implemented).
To download checkout using svn, or send an email to hdltags@anurag-kumar.com
-Anurag
30 Day Summary Apr 19 2013 — May 19 2013
|
12 Month Summary May 19 2012 — May 19 2013
|
Copyright
©
2013
Black Duck Software, Inc.
and its contributors, Some Rights Reserved. Unless otherwise marked, this work is licensed under a
Creative Commons Attribution 3.0 Unported License
. Ohloh
®
and the Ohloh logo are trademarks of
Black Duck Software, Inc.
in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.