Select a tag to browse associated projects and drill deeper into the tag cloud.
ECC Types: Hamming Code (Single Error Correct, Double Errors Detect) CRC (depending on input polynomial) RTL: Language: Systemverilog synthesis sub-set Approve for FPGA synthesis RTL Generator: Python Verification: Language: Systemverilog Testbench: Language: Systemverilog Automatic pattern generation
Copyright © 2013 Black Duck Software, Inc. and its contributors, Some Rights Reserved. Unless otherwise marked, this work is licensed under a Creative Commons Attribution 3.0 Unported License . Ohloh ® and the Ohloh logo are trademarks of Black Duck Software, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.