Select a tag to browse associated projects and drill deeper into the tag cloud.
Hatch is open source, extensible, and aimed at IC and FPGA designers. Hatch uses a high level register interface description in Python to generate RTL (Verilog), XML, and various documentation formats including HTML and LaTex. This allows the documentation source code and register RTL to exist in ... [More]
BackgroundC/C++ is the language for system engineers to develop the algorithm. VHDL/Verilog is the language for IC designers to develop the hardware. Normally, the C/C++ is translated to VHDL/Verilog by hand. This is tedious and error-prone process. Although industry exists some tools, such as ... [More]
Copyright © 2013 Black Duck Software, Inc. and its contributors, Some Rights Reserved. Unless otherwise marked, this work is licensed under a Creative Commons Attribution 3.0 Unported License . Ohloh ® and the Ohloh logo are trademarks of Black Duck Software, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.