Select a tag to browse associated projects and drill deeper into the tag cloud.
The perl code (hdltags or vtags) creates tags for verilog/system verilog/vhdl code for browsing the code with functionalities similar to ctags Current version supports Verilog and System-Verilog. VHDL would be supported soon! Only module names are tagged. Usual ctags commands work: vi −t tag ... [More]
Copyright © 2013 Black Duck Software, Inc. and its contributors, Some Rights Reserved. Unless otherwise marked, this work is licensed under a Creative Commons Attribution 3.0 Unported License . Ohloh ® and the Ohloh logo are trademarks of Black Duck Software, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.