Select a tag to browse associated projects and drill deeper into the tag cloud.
Qucs is a integrated circuit simulator for rapid development of analog and digital circuits and wide range of simulations. DC, AC, S-parameter, noise and transient analysis are supported, mathematical equations and use of a subcircuit hierarchy are available. Digital circuit models and ... [More]
Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.
The project develops a stand-alone device in a small form factor that is capable of rendering MilkDrop-esque visuals effects in real time, with a high level of interaction with many sensors and using live audio and video streams as a base. Open source components and design tools have been developed ... [More]
The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. It is compatible with Texas Instruments' MSP430 microcontroller family and can execute the code generated by an MSP430 toolchain in a cycle accurate way. The core comes with some peripherals (GPIO, TimerA ... [More]
This project is a complete open source replica of Vector-06C (Russian: Вектор-06Ц), a retro, Soviet-era home computer, in a FPGA. If you're new to this, fpga4fun is a good place to start learning. Altera DE1 development board with Cyclone II FPGA is the primary development platform. ... [More]
HDFS is a hardware design language embedded in F#. It is based upon, and in some parts compatible with, HDCaml. Features Installation To do Documentation Namespaces Logic design API overview Simulator overview Examples Hello world Counter Adder (and simulation) Fir filter (and waveforms) Xilinx library Behavioral Code
The purpose of this project is to create a Verliog-synthesizable simulation of a CR-16 processor with our own special brand of multi-media extension. This project is being done as a semester-long assignment for Erik Brunvand's CS 3710 course at the University of Utah.
AES PLBProject repository for my AES PLB core. This core is designed to be used as a PLB peripheral using the Xilinx Platform Studio. All associated files (user logic and drivers) are (or will be shortly) in the SVN repository. The design of this core is to be as easy to use as possible in the ... [More]