Select a tag to browse associated projects and drill deeper into the tag cloud.
this project is to explore using python as a the glue to tie multiple instances of the verilog simulation language together, in a multiprocessor configuration. It relies heavily on the pyhvl project at pyhvl.sourceforge.net
This project helps to verify the design in verilog via PLI or VPI. Though PLI is a useful interface, it is a little complex when using PLI directly. CBVM packages PLI routines in C++ so that it can be easily to use.
Copyright
©
2013
Black Duck Software, Inc.
and its contributors, Some Rights Reserved. Unless otherwise marked, this work is licensed under a
Creative Commons Attribution 3.0 Unported License
. Ohloh
®
and the Ohloh logo are trademarks of
Black Duck Software, Inc.
in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.